Find Academic Supervisors

Chengmo YangView profile

Professor

• Embedded Systems
• Design Automation
• Computer Architecture
• +6 more

Dr. Chengmo Yang is a Professor in the Department of Electrical and Computer Engineering at the University of Delaware, with a joint appointment. She received her PhD and MSc in Computer Science from the University of California, San Diego, and a BSc in Microelectronics from Peking University, China. PhD, University of California, San Diego MSc, University of California, San Diego BSc, Peking University, China Her research focuses on enhancing security, reliability, non-volatility, and energy efficiency in embedded systems, cyber-physical systems (CPS), and Internet-of-Things (IoT). She leads the Computer Architecture, Reliability, and Security (CARES) group and has authored over 70 peer-reviewed publications. Recent publications emphasize neural network accelerators, non-volatile memory (NVM) optimization, and security frameworks for embedded systems. Her work explores fault tolerance, wear leveling, and side-channel attack mitigation in NVM-based FPGAs, STT-RAM, and SSDs. National Science Foundation Career Award (2013) University of Delaware Mid-Career Faculty Excellence in Scholarship Award (2020) Best paper award at ICESS (2019) Three best paper nominations at DAC, DATE, and GLSVLSI (2019) Dr. Yang serves as Associate Editor for IEEE TCAD and ACM TODAES. She is the Diversity & Inclusion Representative for IEEE CEDA and has organized numerous conferences including Technical Program Chair for CODES-ISSS 2022. Her lab has hosted current and former students like Fanruo Meng (PhD candidate), Fateme Hosseini (Qualcomm), and Patrick Cronin (Intel), focusing on graduate-level research in hardware security and reliability.

• Integrated Optics
• Silicon Photonics
• Semiconductor Lasers
• +3 more

Professor Marc Sorel is a faculty member in the Department of Electronic & Nanoscale Engineering at the University of Glasgow's School of Engineering. He holds a PhD from Università di Pavia (1999) and joined the Optoelectronics Research Group at Glasgow in 1998 with a Rotary Foundation fellowship. Appointed Lecturer in 2002 and Senior Lecturer in 2008, he is now a Professor specializing in integrated optics, silicon photonics, and semiconductor lasers. His research focuses on applications like quantum technology, mid-infrared optoelectronics, and nonlinear photonics. Notable projects include silicon nitride optical phased arrays and rubidium-based atomic systems. He leads a team advancing chip-scale sensors and photonic integrated circuits. Collaborations with institutions like the Quantum Technology Hub highlight his industry engagement. Research interests span semiconductor ring lasers, ultrashort pulse lasers, and coupled ring resonators on silicon-on-insulator platforms. His work integrates materials science (e.g., alumina/silicon nitride) with quantum and optical engineering innovations. Over 300 publications and presentations at conferences like CLEO and ECOC reflect his global impact. Current efforts emphasize mid-infrared sensing, cold atom systems, and high-precision laser development. His lab develops photonic components for atomic trapping, quantum communication, and biomedical sensing. Recent advancements include sub-kHz linewidth lasers and low-loss waveguides. Funding from UK Research and Innovation supports his exploration of next-generation photonic technologies.

Rachit AgarwalView profile

Associate Professor

• Systems
• Networking
• Theory of Computing
• +6 more

Rachit Agarwal is an Associate Professor in the Department of Computer Science at Cornell University, with research focusing on systems, networking, and theoretical problems arising in practical systems. He leads a research group working on resource disaggregation, host architecture, secure cloud storage, and datacenter design. PhD in Computer Science, Cornell University Undergraduate, IIT Kanpur His research spans three major directions: Resource Disaggregation (with $3M NSF and Google awards), Host Architecture (exploring terabit interconnects), and PANCAKE (secure oblivious cloud storage with $1M NSF award). He also contributed to foundational work in Near-optimal Datacenter Design and Data Plane Monitoring . Awards include the Sloan Fellowship, NSF CAREER, IRTF Applied Networking Prize, and multiple best paper awards. His recent publications focus on host network architecture, congestion control, oblivious data access mechanisms, and secure cloud storage systems. He has advised multiple Ph.D. and postdoctoral researchers who now hold faculty positions at leading institutions. Sloan Research Fellowship NSF CAREER award Kavli Fellowship IRTF Applied Networking Research Prize SIGCOMM Best Student Paper Award Usenix Security Distinguished Paper Award Tau Beta Pi Professor of the Year 2025 Rachit has advised numerous students including current Cornell advisees like Midhul Vuppalapati, Shreyas Kharbanda, and Omar Eqbal. Former advisees include Saksham Agarwal (UIUC), Qizhe Cai (UVA), and Mina Tahmasbi Arashloo (University of Waterloo). His research is supported by large NSF grants and industry awards, with deployments in real-world systems and open-source contributions.

Srdjan CapkunView profile

Professor

• Computer Security
• Network Security
• Wireless Security
• +4 more

Prof. Srdjan Capkun is a Full Professor in the Department of Computer Science at ETH Zurich and Director of the Zurich Information Security and Privacy Center (ZISC). He holds a Dipl.Ing. from the University of Split (1998) and a Ph.D. from EPFL (2004). His research focuses on system and network security, including wireless security (e.g., secure positioning), trusted computing, blockchain technologies, and privacy-preserving systems. He co-founded 3db Access (acquired by Infineon) and Sound-Proof, addressing secure distance measurement and authentication. Notable achievements include an ERC Consolidator Grant (2016), ACM Fellowship, and IEEE Fellowship. Education: Dipl.Ing., Electrical Engineering / Computer Science, University of Split, 1998 Ph.D., Communication Systems, EPFL, 2004 Research Interests: Wireless security (e.g., UWB, GNSS, cellular) Trusted execution environments (TEEs) Blockchain and cryptocurrency systems Privacy-preserving technologies Awards & Grants: ERC Consolidator Grant (2016) ACM Fellow and IEEE Fellow Leadership of ZISC Advising & Labs: Leads the System Security Group at ETH Zurich Guided postdoctoral researchers and graduate students in security and privacy Companies: 3db Access (secure distance measurement) Futurae (online authentication)

• Integrated Circuit Design
• Biomedical Microsystems
• Low-Power Sensor Interfaces
• +3 more

Dr. Jiamin Li is an Associate Professor at the School of Microelectronics, Southern University of Science and Technology (SUSTech), Shenzhen, China. She holds a Ph.D. and B.Eng. in Electrical and Computer Engineering from the National University of Singapore (NUS). Her research focuses on biomedical integrated circuits, energy harvesting, and wireless body-area networks. Education: Ph.D. and B.Eng. in Electrical and Computer Engineering from NUS Employment: Associate Professor (2024–Present), Assistant Professor (2022–2024) at SUSTech; Research Fellow at NUS Dr. Li's research addresses wireless body area powering , low-power biosignal interfaces , and intelligent biosignal processors . Her work leverages microsystem design for applications in biomedical engineering , particularly in energy-autonomous medical devices and human body-coupled communication . Her recent publications highlight advancements in concurrent power/data transmission , subharmonic pulse injection , and triboelectric energy harvesting for biomedical systems. Key venues include IEEE JSSC , Nature Electronics , and conferences like ISSCC and BioCAS. Awards: IEEE SSCS Predoctoral Achievement Award, ISSCC Best Demo Award, ASSCC SDC Best Design Award Committees: IEEE SSCS Women-in-Circuit (WiC) Committee, ISSCC Student Research Preview Committee Opportunities: Positions available for Ph.D., Master's, Postdoctoral Fellows, and Visiting Scholars

Benjamin Carrison-SchaferView profile

Associate Professor

• Reconfigurable Computing
• FPGAs
• Electronic Design Automation
• +7 more

Benjamin Carrison-Schafer is an Associate Professor and Assistant Dean for Graduate Student Success at the Department of Electrical and Computer Engineering, Erik Jonsson School of Engineering and Computer Science, University of Texas at Dallas. He leads the Design Automation and Reconfigurable Computing Laboratory (DARClab), focusing on systems, high-level design, and programming methodologies for VLSI computing systems and FPGAs. Education: MBA from McGill University, Canada (2012) PhD in Electrical and Electronic Engineering from University of Birmingham, UK (2003) Research Interests: His work spans modeling, analysis, synthesis, optimization, and implementation of VLSI systems. Current projects include: Approximate Computing, High-Level Synthesis Design Space Exploration, Hardware Security, Behavioral MPSoC Optimization, and Automatic Fault-Tolerant System Generation. His research blends theory and practice, using analytical and experimental techniques to solve real-world problems. Publication Trends: Recent publications demonstrate strong focus on hardware security, FPGA optimization, and automated design methodologies. Key themes include High-Level Synthesis innovations, hardware acceleration techniques, and cross-disciplinary applications of reconfigurable computing. His work frequently addresses challenges in hardware trustworthiness, energy efficiency, and design automation scalability. Professional Activities: Associate Editor: IEEE Transactions on Sustainable Computing (2022-present) Conference Chair: ICCD 2024, DCAS 2024 Program Committee: ASP-DAC, DATE, FCCM, GLSVLSI Advising & Labs: Supervises multiple PhD and Master's students at DARClab. Current research includes domain-specific architecture design, hardware security, sustainable computing, and ML for VLSI design. The lab collaborates with industry partners like Renesas Electronics and develops commercial tools through spin-off company highX Technologies.

Sarita V AdveView profile

Professor

• Computer Architecture
• Extended Reality Systems
• Heterogeneous Computing
• +4 more

Sarita V Adve is the Richard T. Cheng Professor of Computer Science at the University of Illinois at Urbana-Champaign, where she conducts research spanning hardware, programming languages, operating systems, and applications with a focus on domain-specific systems. Her work bridges theoretical foundations and practical implementations, particularly in extended reality and heterogeneous computing. Her educational background includes a Ph.D. and M.S. in Computer Science from the University of Wisconsin-Madison (1993, 1989) and a B.Tech in Electrical Engineering from the Indian Institute of Technology Bombay (1987). Prior to joining Illinois, she served on the faculty at Rice University from 1993 to 1999. Adve's research centers on generalizable and scalable specialization for domain-specific systems, with current emphasis on extended reality (XR) systems including virtual, augmented, and mixed reality. She chairs the ILLIXR consortium to democratize XR research and developed the first fully open-source XR system (ILLIXR). Her foundational contributions include memory consistency models for C++ and Java programming languages, the Spandex coherence framework for heterogeneous systems, and software-driven approaches for hardware reliability. Her work spans hardware reliability (SWAT and RAMP projects), power management (GRACE system), and instruction-level parallelism. Recent publications reveal a strong focus on energy-efficient XR systems, hardware-software co-design for AI workloads, and resilience analysis. Her team explores rendering offload, visual-inertial odometry optimization, and compositional error injection frameworks, often targeting tradeoffs between energy, latency, and accuracy in mobile and edge environments. Fellow of the American Academy of Arts and Sciences Fellow of the ACM and IEEE ACM/IEEE-CS Ken Kennedy Award Anita Borg Institute Woman of Vision in Innovation Award ACM SIGARCH Maurice Wilkes Award Alfred P. Sloan Research Fellowship UIUC University Scholar University of Illinois Campus Award for Excellence in Graduate Student Mentoring Adve actively mentors students and has received multiple teaching awards. She co-founded the CARES movement to address discrimination in CS research events and chairs CS@Illinois CARES. Her service includes leadership roles in ACM SIGARCH (2015-2019), DARPA/ISAT study group, ACM Council, and Computing Research Association. She has secured significant funding including DARPA initiatives and Google Faculty Research Awards. She leads the ILLIXR consortium and has established collaborative research programs such as the $8.3M DARPA Joint University Microelectronics Program. Her lab focuses on open-source XR development, heterogeneous system architectures, and reliability-aware designs, with strong industry and government partnerships.

David WentzloffView profile

Professor

• RF integrated circuits
• Ultra-low power design
• Wireless communication
• +4 more

David Wentzloff is a Professor of Electrical Engineering and Computer Science at the University of Michigan, where he has been on faculty since 2007. He directs the Wireless Integrated Circuits and Systems (WICS) group and serves as Director of the Michigan Integrated Circuits Laboratory (MICL). Wentzloff received his B.S.E. from the University of Michigan in 1999 and his S.M. and Ph.D. from MIT in 2002 and 2007. Wentzloff's research focuses on low-power integrated circuits for wireless communication in energy-constrained and volume-constrained applications. His work spans three primary areas: Synthesizable all-digital radios and radio building blocks Wireless body sensor networks (channel modeling, radios, and antennas) Radios and interfaces for millimeter-scale computing devices His innovations have significantly reduced power consumption in wireless communication for IoT devices, impacting standards including Bluetooth, WiFi, and 5G/6G. Analysis of his publication record reveals a consistent focus on ultra-low power wireless communication, with recent work emphasizing back-channel communication techniques that achieve 500x power reduction compared to conventional approaches. His research bridges theoretical circuit design with practical applications in healthcare, industrial monitoring, and consumer electronics. Wentzloff's scientific recognition includes: 2024 University of Michigan Faculty Recognition Award NSF CAREER Award (2012) DARPA Young Faculty Award (2009) Multiple best paper awards Two-time recipient of the Eta Kappa Nu Professor of the Year Award As an educator and mentor, Wentzloff has graduated 21 doctoral students and mentored dozens of master's and undergraduate researchers. He has taught courses ranging from introductory circuits to advanced graduate topics in analog and RF design. His entrepreneurial impact includes co-founding three successful companies: Everactive (formerly PsiKick), Movellus, and CubeWorks, which commercialize technologies developed in his research lab. Wentzloff leads the WICS research group, which operates within the Michigan Integrated Circuits Laboratory. His team develops cutting-edge technologies for batteryless sensing systems, millimeter-scale computing platforms, and ultra-low power wireless communication solutions that enable the next generation of Internet of Things applications.

Rakesh KumarView profile

Professor

• Computer Architecture
• System-Level Design Automation
• Low Power Computing
• +3 more

Rakesh Kumar is a Professor and John Bardeen Faculty Scholar in the Electrical and Computer Engineering Department at the University of Illinois at Urbana-Champaign. His work focuses on computer architecture, system-level design automation, and low-power computing. PhD in Computer Engineering from University of California, San Diego BS in Electrical Engineering from IIT Kharagpur His research spans all layers of the computing stack, with key contributions to flexible computer systems , waferscale computing , error-resilient architectures , and approximate computing . He has pioneered work on voltage-reliability tradeoffs and peak power management techniques. Recent publications highlight trends in space microdatacenters , printed microprocessors , and neural graph accelerators . His work on plastic chips was recognized as one of the three biggest semiconductor headlines of 2022 by IEEE Spectrum. IEEE Fellow (2024) ISCA Influential Paper Award MICRO Test-of-Time Award ICCAD Ten Year Retrospective Most Influential Paper Award Best Paper Awards at CASES, SELSE, HPCA He has received teaching accolades including the Stanley H. Pierce Faculty Award and Ronald W. Pratt Outstanding Teaching Award . His research group explores hardware-software co-design for emerging applications in AI, IoT, and sustainable computing.

Timothy RoscoeView profile

Professor

• Operating Systems
• Networking
• Distributed Systems
• +3 more

Prof. Dr. Timothy Roscoe is a Full Professor in the Department of Computer Science at ETH Zurich. His research focuses on operating systems, networking, and distributed systems. He was inducted as an ACM Fellow in 2014 for contributions to these fields. Previously, he worked at Intel Research Berkeley, UC Berkeley (Adjunct Professor), and Sprint Labs. His work includes foundational contributions to systems like PlanetLab, P2 Declarative Networking, and the Nemesis OS. Roscoe holds a PhD from the University of Cambridge and has led projects in cloud computing, wide-area network measurement, and secure systems design. His current research emphasizes hardware-software co-design, formal verification of systems, and scalable memory architectures. Education: PhD in Computer Science, University of Cambridge (1995) Key Roles: Principal Researcher at Intel Berkeley Lab, Visiting Researcher at National ICT Australia Research Highlights: Contributions to distributed systems (PlanetLab), declarative networking (P2), and secure microkernels (seL4 integration). Current projects address challenges in disaggregated memory systems, coherent interconnects, and trustworthy embedded systems. Awards: ACM Fellow (2014), numerous grants and industry collaborations. Labs/Teams: Systems Group at ETH Zurich, focusing on OS design, hardware architectures, and formal methods.

Jungsang KimView profile

Professor

• Quantum Computing
• Quantum Information Science
• Trapped Ion Quantum Systems
• +5 more

Jungsang Kim is the Schiciano Family Distinguished Professor of Electrical and Computer Engineering and Professor of Physics at Duke University. He serves as Associate Director of the Duke Quantum Center and leads the Multifunctional Integrated Systems Technology group. Quantum Computing with Trapped Ions Quantum Information Science Photonic Device Development Quantum Communication Networks His research focuses on scalable quantum information processors using trapped atomic ions and advanced photonic technologies. Key innovations include microfabricated ion traps, optical MEMS, and cryogenic systems for quantum integration. Recent publications highlight trapped ion quantum simulation, high-fidelity gate design, and photonic error mitigation. His group develops practical quantum hardware and co-founded IonQ, the first publicly traded pure-play quantum computing company. Fellow, American Physics Society (2021) Stansell Family Distinguished Research Award (2016) Fellow, National Academy of Inventors Fellow, Optica (formerly OSA) Kim's work bridges quantum physics and engineering, with over 80 patents and leadership in Duke's quantum computing initiatives. He recently stepped down as IonQ's CTO while maintaining active research and strategic roles at Duke.

Kaveh RazaviView profile

Assistant Professor

• Computer Systems
• Computer Security
• Hardware Security
• +5 more

Kaveh Razavi is an Assistant Professor at ETH Zurich in the Department of Information Technology and Electrical Engineering, supervising the Computer Security Group. He is also affiliated with the Department of Computer Science. Research focuses on commodity hardware and operating systems security Teaching: Computer Engineering (BSc 2022–2025), Hardware Security (MSc 2016–2025), Advanced Operating Systems (MSc 2016–2019) Research Interests: Razavi's work bridges computer systems and security, emphasizing microarchitectural vulnerabilities, hardware exploitation, and security verification. His group develops tools for analyzing hardware-software interactions and mitigating memory attacks like Rowhammer. Scientific Awards: Distinguished/Best Paper Awards at IEEE S&P, USENIX Security, MICRO Five Pwnies Awards for innovative research Dutch Veni Grant, ERC Starting Grant Jochen Liedtke Young Researcher Award Golden Owl Teaching Award (2022) ETH Medal, Intel Bounty Reward, BlackHat USA Recognition

Giacomo IndiveriView profile

Professor

• Neuroscience
• Computer Science
• Machine Learning
• +6 more

Giacomo Indiveri is a dual Professor at the Faculty of Science of the University of Zurich and the Department of Information Technology and Electrical Engineering of ETH Zurich . He serves as the Director of the Institute of Neuroinformatics at both institutions. Indiveri holds an M.Sc. in Electrical Engineering (1992) from the University of Genoa and a Ph.D. in Computer Science (2004) from the same university. Primary Affiliation: University of Zurich (Faculty of Science, Institute of Neuroinformatics) Secondary Affiliation: ETH Zurich (Department of Information Technology and Electrical Engineering) Indiveri's research bridges neuroscience , computer science , and machine learning to develop neuromorphic cognitive systems . His work focuses on spike-based learning , recurrent neural networks , and analog/digital circuit design for real-time sensory-motor systems . He integrates emerging memory technologies into fault-tolerant event-based architectures, enabling brain-inspired computing paradigms in applications like robotics and medical monitoring. His recent publications emphasize neuromorphic hardware for epileptic seizure detection , spiking neural networks in robotic painting , and scalable processors with on-chip learning . These works explore biologically plausible neurons , delay lines , and memory arrays for temporal processing, with applications in healthcare , edge computing , and adaptive control . Scientific Awards & Recognitions: 2021 IEEE Biomedical Circuits and Systems Best Paper Award Senior Member of IEEE Society ERC Fellow with three European Research Council grants Indiveri's group at the Institute of Neuroinformatics develops event-based systems for real-world validation of brain-inspired computing. His work includes multi-core processors , feedback optimizers , and dynamic routing architectures , supported by grants for advancing neuromorphic technologies .

• Reconfigurable Computing
• FPGA Architectures
• Computer Security
• +6 more

André DeHon is the Oliver C. Boileau Jr. and Nan Eleze Boileau Professor of Electrical Engineering at the University of Pennsylvania, affiliated with Electrical and Systems Engineering (ESE) and Computer and Information Science (CIS). He chairs the Computer Engineering (CMPE) program and directs the CyberSavvy Security Center. His research focuses on reconfigurable computing, FPGA architectures, computer security, and energy-efficient hardware design. He holds a Ph.D. and M.S. from MIT and a B.S. from MIT's Lincoln School. Research interests include reconfigurable computing, FPGA interconnect, hardware security, and fault-tolerant systems. Notable achievements include the SEVER & PROTECT DARPA award and IEEE/ACM Fellowships. Recent work addresses fast FPGA compilation (HiPR, PLD), security through compartmentalization (μSCOPE, SCALPEL), and partial reconfiguration techniques. Teaching includes courses on hardware security, system-on-chip architecture, and digital audio basics. Over 200 publications span FPGA design, network-on-chip optimization, and molecular-scale computing. His labs (Implementation of Computation Group) explore physical implementation of computations through hardware-software co-design.

Andre DeHonView profile

Professor

• Reconfigurable Computing
• FPGA Architecture
• Interconnect Design
• +6 more

André DeHon is the Oliver C. Boileau Jr. and Nan Eleze Boileau Professor of Electrical Engineering at the University of Pennsylvania, with affiliations in the Electrical and Systems Engineering (ESE) and Computer and Information Science (CIS) departments. He founded the Penn Computer Engineering (CMPE) program and directs the DARPA-sponsored CyberSavvy Security Center. His research spans reconfigurable computing, FPGA architecture, interconnect design, hardware security, and energy efficiency, with a focus on adapting to fabrication imperfections and runtime variability. His work explores programmable substrates (e.g., CMOS VLSI, molecular electronics) and algorithmic mappings to create resilient, efficient systems. Current projects include runtime feedback mechanisms (REFINE), partial reconfiguration (ExHiPR), and security frameworks like SCALPEL and μSCOPE. Recent publications highlight advancements in FPGA compilation (PLD, HiPR), security (SCALPEL, μSCOPE), and interconnect optimization (Asymmetry in NoC). These studies intersect computer architecture, security, and embedded systems. Scientific awards and recognitions: 2023 IEEE Fellow 2020 IEEE Mary Kenneth Keller Teaching Award 2018 ACM Fellow TCFPGA Hall of Fame (2019) Best Paper at ICFPT 2015 Academic leadership: He chairs the ACM/SIGDA Technical Committee on FPGAs and Reconfigurable Computing, previously held faculty roles at Caltech (1999–2006), and was a postdoc at UC Berkeley (1996–1999). Education includes MIT SB (1990), SM (1993), and PhD (1996) in Electrical Engineering and Computer Science.